



Návrhové prostredia v MG

Pavol Galajda, KEMT, FEI, TUKE
Pavol.Galajda@tuke.sk


IC- postup pri návrhu




Postup pri návrhu prostredníctvom Mentor-Graphics




Postup pri návrhu prostredníctvom Mentor-Graphics




Kompletné riešenie návrhu IO od zadania schémy až po fyzický dizajn a overovanie obvodu



Vytvorenie projektu




Vytvorenie bunky




Vytvorenie bunky:

Schematic
Layout
Symbol
Spice




Vytvorenie bunky:


PokusX
PokusX_sim
PokusX_PEX




Kreslenie schém



IC library- “ideal” Device Lib (Q)




IC library- “ideal” Device Lib (Q)




HIT-Kit Utilities- AMS (ALT+F6)




1.



2.




5.




Tue Sep 30, 8:36 PM



HIT-Kit Utilities- AMS (npn232, ...)



HIT-Kit Utilities- AMS (ALT+F6)





HIT-Kit Utilities- AMS

5.3.2 NPN121

Note: EMITTER LENGTH can be changed.

All BASE stripes must be connected to a single terminal.



- | High Speed HBT | |
|----------------|------------|
| 5.3.1 | NPN111 ... |
| 5.3.2 | NPN121 ... |
| 5.3.3 | NPN132 ... |
| 5.3.4 | NPN143 ... |
| 5.3.5 | NPN232 ... |
| 5.3.6 | NPN243 ... |
| 5.3.7 | NPN254 ... |


5.3.5 NPN232

Note: EMITTER LENGTH can be changed.


All COLLECTOR stripes must be connected to a single terminal.

All BASE stripes must be connected to a single terminal.


All EMITTER stripes must be connected to a single terminal.



HIT-Kit Utilities- AMS (rpoly2, ...)



HIT-Kit Utilities- AMS (rpoly2, ...)



Hodnoty odporu v desiatkach
až niekoľkých stovkách Ω


Rpoly2

Pre vyššie hodnoty
Rpolyb a **Rpolyh**

HIT-Kit Utilities- AMS (rpoly2, ...)

Dĺžka rezistora je úmerná jeho odporu, pričom je potrebné podľa rezistivity a dovolenej prúdovej hustoty odporovej vrstvy zvoliť vhodný typ rezistora pre danú hodnotu a prúd tak, aby mal **píspustné rozmery**.

Väčšinu plochy čipu zaberajú rezistory, ktorých šírka musí rovnako ako šírka vodivých spojov s dostatočnou rezervou **zodpovedať maximálnej prúdovej hustote danej vrstvy** určenej výrobcom.



Niekedy je vhodné rezistor rozdeliť na dva paralelné rezistory dvojnásobného odporu, pretože výrobcu neodporúča rozmery rezistorov, kde šírka je väčšia ako dĺžka.

HIT-Kit Utilities- AMS (cmim)

Applications Places System Design Architect-IC v2008.2_14.4 (2008.2m p201106108) - Schematic#6 seminar / pokus1 / Schematic

MGC File Edit Add Select Setup Miscellaneous Report View Help HIT-Kit Utilities

... / pokus1 / Schematic

Devices

>>> back <<<

MOS

BIPOLAR

RESISTORS

CAPACITORS

4.

cpolya

cvar

cmim

csink

cstack

Design Architect-IC v2008.2_14.4 (2008.2m p201106108) - Schematic#6 seminar / pokus1 / Schematic

5.6439, 2.3655 Hotkeys: On

... / pokus1 / Schematic

RPOLYB

rpolyb
w= 25
l= 62.5
bends : 0

r_1

NPN232

AREA=12

qnpn_1

VEE

out

Mentor Graphics austriamicrosystems AG CAPACITOR DEVICE Technology: s35d4 Instance Name: c_1 Cap [pF] : 0.509 Change Capacitance Area [μ^2] : 400 Change Area Peri [μ] : 80 Change Perimeter Capacitor's Shape Rectangular Not Rectangular Width [μ] : 20 Change Width Length [μ] : 20 Change Length OK Reset Cancel 5.

[mc [palo@KaktusDe...]

[TUKE — TUKE - Icewe...

ICstudio - Project tukeic

Design Architect-IC v2...

Devices

>>> back <<<

MOS


BIPOLAR

RESISTORS

CAPACITORS

DIODE

Kreslenie schém- F3= Add Wire




Porty


Port **VEE**, nájdeme v ponuke **Generic Library** → **VEE**.
Slúži ako odkaz pre ostatné porty **VEE**, aby bol návrh prehľadnejší.

Z **AMS Library** pomocou **MGC Library** späť do **IC library**,
kde je **Generic Library**.

Nájdeme tu aj „zem“ **Ground** = 0V (ref. pot.)



Porty- Vloženie portov



2. - „Q“

1.

Lavá lišta

Add Port In
Add Port Out
Add Port Bi

Edit Object Properties

Name	Value	Type	Visibility
NET	NET	string	visible

Name: NET Value: LO1 Type: string Visible:

Common


OK Cancel Apply Next Previous

NET A yellow line connects this port icon to the "NET" entry in the table above.

Zdroje




V IC Library vyberieme Sources Library → DC (V)

1.



2.- „Q“- okno, definujúce parametre zdroja

Zdroje- Vloženie zdrojov





Overenie správnej funkčnosti návrhu

Check- horná lišta

Check list:

Warnings

Errors -> nutné odstrániť'

File Edit View Window Setup Help




...P / zadanie / Schematic

...ck#1 zadanie:Report


session
Open
Schematic
Symbol
Setup
Display
Property Display
Report
Check Schematic
Check Symbol
Print
Session

```
Check Schematic "zadanie/schematic/sheet1"
Check Sheet "zadanie/schematic/sheet1"
Check SymbolPins ----- 0 errors 0 warnings (MGC-required)
Check Overlap ----- 0 errors 0 warnings
Check NotDots ----- 0 errors 0 warnings
Check Closedots ----- 0 errors 0 warnings
Check Dangle ----- 0 errors 0 warnings
Check UserRule ----- 0 errors 0 warnings
Check Function Blocks --- 0 errors 0 warnings
Check Instance ----- 0 errors 0 warnings (MGC-required)
Check Special ----- 0 errors 0 warnings (MGC-required)
Check Net ----- 0 errors 40 warnings (MGC-required)
Warning: Named net "vsub" (NS178) is shorted to Global "VEE" at I$68
Warning: Named net "vsub" (NS45) is shorted to Global "VEE" at I$23
Warning: Named net "vsub" (NS39) is shorted to Global "VEE" at I$24
warning: Named net "vsub" (NS108) is shorted to Global "VEE" at I$49
Warning: Named net "vsub" (NS117) is shorted to Global "VEE" at I$50
Warning: Named net "vsub" (NS121) is shorted to Global "VEE" at I$52
Warning: Named net "L01" (NS221) is shorted to Global "ground" at I$100
Warning: Named net "vsub" (NS49) is shorted to Global "VEE" at I$25
Warning: Named net "vsub" (NS208) is shorted to Global "VEE" at I$31
Warning: Named net "vsub" (NS190) is shorted to Global "VEE" at I$79
Warning: Named net "vsub" (NS174) is shorted to Global "VEE" at I$73
Warning: Named net "vsub" (NS133) is shorted to Global "VEE" at I$60
Warning: Named net "vsub" (NS240) is shorted to Global "VEE" at I$87
warning: Named net "vsub" (NS247) is shorted to Global "VEE" at I$28
Warning: Named net "vsub" (NS182) is shorted to Global "VEE" at I$76
Warning: Named net "vsub" (NS155) is shorted to Global "VEE" at I$77
Warning: Named net "vsub" (NS129) is shorted to Global "VEE" at I$59
Warning: Named net "vsub" (NS69) is shorted to Global "VEE" at I$34
Warning: Named net "vsub" (NS70) is shorted to Global "VEE" at I$35
Warning: Named net "vsub" (NS56) is shorted to Global "VEE" at I$29
Warning: Named net "vsub" (NS178) is shorted to Global "VEE" at I$68
Warning: Named net "vsub" (NS45) is shorted to Global "VEE" at I$23
Warning: Named net "vsub" (NS39) is shorted to Global "VEE" at I$24
warning: Named net "vsub" (NS108) is shorted to Global "VEE" at I$49
Warning: Named net "vsub" (NS117) is shorted to Global "VEE" at I$50
Warning: Named net "vsub" (NS121) is shorted to Global "VEE" at I$52
```


Simulácia- vytvorenie „Viewpoint“



Simulácia- vytvorenie „Viewpoint“



Simulácia- vytvorenie „Viewpoint“



Simulácia- výber modelov

Design Architect-IC v2008.2_14.4 (2008.2m p201006108) seminar : pokus1 : vpt_s35d4_device_ams

MGC File Edit Select Setup Hotkeys Report View Tools Commlib Help HIT-Kit Utilities

(Session Viewpoint: \$seminar/default.group/logic.views/pokus1/vpt_s35d4_device_ams)

..t_s35d4_device_ams

V simulačnom prostredí **musíme nastaviť** prvky, ktoré budú použité z knižnice *HIT-Kit Utilities*.

V hornej lište: *HIT-Kit Utilities* → Set Simulation Models.

Zvoliť všetky parametre Typical a OK.

RPOLYB
w= 25
l= 62.5
bends: 0
r_1

NPN232
DCV=0.00
DCV=0.00
in_1
VEE

Message Area

Note: Reading version 28 of sheet \$seminar/default.group/logic.views/pokus1/schematic/sheet1
Warning: Sheet has not been checked successfully
Note: Command file \$seminar/default.group/logic.views/pokus1/vpt_s35d4_device_ams/pokus1_vpt_s35d4_device_ams_simulation_setup_form();
\$zoom_out(2);
\$zoom_out(2);
ams_simulation_setup_form();

Log IC Station Simulation

Mentor Graphics

austriamicrosystems - Model Parameter Selection

CMOS Parameters: typical worst speed worst power worst one worst zero monte carlo

Capacitor Parameters: typical worst speed worst power monte carlo

Resistor Parameters: typical worst speed worst power monte carlo

Inductor Parameters: typical low q high q

Bipolar Parameters: typical high-speed low-speed/hb low-speed/lb monte carlo

OK Reset Cancel

Downloads - File Brow... [mc [palo@KaktusDe... [TUKE — TUKE - Icewe... ICstudio - Project tukeic Design Architect-IC v2...

Simulácia ▶ Setup Analysis



Setup Simulation Analysis

Click on the box to the left of the analysis to Enable or Disable

<input checked="" type="checkbox"/> DCOP	<input type="button" value="Setup..."/>
<input type="checkbox"/> DC	<input type="button" value="Setup..."/>
<input checked="" type="checkbox"/> AC	<input style="outline: 2px solid red;" type="button" value="Setup..."/>
<input type="checkbox"/> Noise	<input type="button" value="Setup..."/>
<input type="checkbox"/> Transient	<input type="button" value="Setup..."/>
<input type="checkbox"/> NoiseTran	<input type="button" value="Setup..."/>

Setup AC Analysis

Start freq.: 10MEG Stop freq.: 12G

Sweep:
 Decade
 Octave
 Linear

Points per Decade: 10 Points per Octave: 10 Number of points: 10

Use file name:

IC
 Nodeset
 Initial conditions (-UIC)


Pole-Zero Setup:
 Locate the Poles and Zeros in the circuit

Output is:
 Current Through a Voltage Source
 Voltage Difference Between Two Nodes

Voltage Source: Net 1: V3 Net 2 (difference):

Safe Operating Area Check SOA Autostop


Simulácia -> nastavenie vykreslenia napäť a prúdov




Označíme celú schému obvodu
a klikneme na **DCOP/TRAN**.

V obvode sa objavia hodnoty
napäť a prúdov.


Simulácia -> Zobrazenie výstupov




Simulácia -> Zobrazenie výstupov



Simulácia -> Zobrazenie výstupov



Simulácia -> Vykreslenie simulácií




Vľavo dole *View Outputs*, ktorý nám umožňuje vykreslenie jednotlivých priebehov v rôznych jednotkách, alebo diagramoch, ako napríklad v Smithovom diagrame.

S parameter- ponuka *Plot as* → *db*, *magnitude*, *real*, *smith_chart*



Simulácia -> Vykreslenie simulácií



End Sim Mode:

Zo **simulačného** prostredia
do **návrhového**



Smithov diagram S(1,1)!

Vytlačenie -> schémy

Hlavna lišta *Print*

Print Name → *PDF*

Veľkosť strany → požadovaný formát


Necháme *Rotation* → *Best Fit*

Output Format → *Basic PostScript*



Color → *Monochrome* (pre lepšiu čitateľnosť)

Schéma sa uloží v domovskom priečinku

Vytlačenie -> schémy ukážka



Layout- morfológia masiek



Symbol

The image shows four windows from the Design Architect-IC v2008.2_14.4 software interface, illustrating the design process of a mixer symbol.

Top Left Window: Shows a schematic diagram of a mixer symbol. The symbol is labeled "MIX_1_042". It has two input ports, "IN1 OUT" and "IN2 OUT", each connected to a voltage source (V). The outputs are labeled "IF1" and "IF2". A feedback loop connects the outputs back to the inputs. The symbol is placed on a sheet labeled "...05_sim / Schematic".

Top Right Window: A view window titled "mix_1_05 / Symbol" showing the internal structure of the mixer symbol. It features two overlapping circles labeled "IF1" and "IF2". The outputs are labeled "OUT1" and "OUT2". The view is labeled "VIEW= mix_1_04_pex \$Default()".

Bottom Left Window: Shows a detailed circuit implementation of the mixer symbol. It consists of multiple resistors (r1-r8) and operational amplifiers (op1-10) configured in a complex feedback network. The inputs are labeled "In1" and "In2". The circuit is placed on a sheet labeled "...02 / Schematic".

Bottom Right Window: Another view window titled "Design Architect-IC v2008.2_14.4 (2008.2m p201106108) - Schematic#4 mixer / mix_1_05 / Schematic". It displays the full schematic of the mixer, including the symbol and its internal circuit implementation. The window title bar also includes "HIT-KIT Utilities".

Common Interface Elements: All windows share a common top menu bar with options like File, Edit, Add, Select, Setup, Miscellaneous, Report, View, Help, and HIT-KIT Utilities. A toolbar with various icons is located at the top left. A vertical toolbar on the right contains icons for Session, Library, Simulation, Edit, Draw, Text, Check & Save, and a large list of selection and modification tools. A message area at the bottom left provides status and warning messages.

Overenie správnej funkčnosti návrhu

The screenshot shows a schematic editor interface with a toolbar at the top, a central workspace, and a report window in the foreground. A red circle highlights a specific icon in the toolbar.

Report Content:

```
Check Schematic "zadanie/schematic/sheet1"
Check Sheet "zadanie/schematic/sheet1"
Check SymbolPins ----- 0 errors 0 warnings (MGC-required)
Check Overlap ----- 0 errors 0 warnings
Check NotDots ----- 0 errors 0 warnings
Check Closedots ----- 0 errors 0 warnings
Check Dangle ----- 0 errors 0 warnings
Check UserRule ----- 0 errors 0 warnings
Check Function Blocks --- 0 errors 0 warnings
Check Instance ----- 0 errors 0 warnings (MGC-required)
Check Special ----- 0 errors 0 warnings (MGC-required)
Check Net ----- 0 errors 40 warnings (MGC-required)
Warning: Named net "vsub" (N$178) is shorted to Global "VEE" at I$68
Warning: Named net "vsub" (N$45) is shorted to Global "VEE" at I$23
Warning: Named net "vsub" (N$39) is shorted to Global "VEE" at I$24
Warning: Named net "vsub" (N$108) is shorted to Global "VEE" at I$49
Warning: Named net "vsub" (N$117) is shorted to Global "VEE" at I$50
Warning: Named net "vsub" (N$121) is shorted to Global "VEE" at I$52
Warning: Named net "L01" (N$221) is shorted to Global "ground" at I$100
Warning: Named net "vsub" (N$49) is shorted to Global "VEE" at I$25
Warning: Named net "vsub" (N$208) is shorted to Global "VEE" at I$31
Warning: Named net "vsub" (N$190) is shorted to Global "VEEE" at I$79
Warning: Named net "vsub" (N$174) is shorted to Global "VEE" at I$73
Warning: Named net "vsub" (N$133) is shorted to Global "VEE" at I$60
Warning: Named net "vsub" (N$240) is shorted to Global "VEE" at I$87
Warning: Named net "vsub" (N$247) is shorted to Global "VEE" at I$28
Warning: Named net "vsub" (N$182) is shorted to Global "VEE" at I$76
Warning: Named net "vsub" (N$155) is shorted to Global "VEE" at I$77
Warning: Named net "vsub" (N$129) is shorted to Global "VEEE" at I$59
Warning: Named net "vsub" (N$69) is shorted to Global "VEE" at I$34
Warning: Named net "vsub" (N$70) is shorted to Global "VEE" at I$35
Warning: Named net "vsub" (N$56) is shorted to Global "VEE" at I$29
Warning: Named net "vsub" (N$178) is shorted to Global "VEE" at I$68
Warning: Named net "vsub" (N$45) is shorted to Global "VEE" at I$23
Warning: Named net "vsub" (N$39) is shorted to Global "VEE" at I$24
Warning: Named net "vsub" (N$108) is shorted to Global "VEE" at I$49
Warning: Named net "vsub" (N$117) is shorted to Global "VEE" at I$50
Warning: Named net "vsub" (N$121) is shorted to Global "VEE" at I$52
```

Right Panel:

- session
- Open
- Schematic
- Symbol
- Setup
- Display
- Property Display
- Report
- Check Schematic
- Check Symbol
- Print
- Session

EuropRACTICE IC mission

• **Prototyping**

- Multi Project Wafer Runs (MPWs)
- Design Kits
- Prototype testing
- Prototype encapsulations (packaging)
- EDA support

<http://www.europRACTICE.com/prototyping.php>

• **Volume Production**


- Low cost after prototype fabrication service
- Packaging and tests
- ASIC qualification
- Technical support




http://www.europRACTICE.com/volume_production.php

MPW ~ multi-project wafer



Silicon wafer
symbolic
diagramm



Example:
MPW organisation




MPW ~ prototyping example



Custom IC prototypes

IC technology aspects



Other considerations: **SNR** (SiGe), **Linearity** (CMOS), **Modelling** (SiGe) ...

EU MPW available technologies



CMOS - 0,8µm; 0,35µm; 0,18µm
BiCMOS - 0,35µm



CMOS - 0,7µm; 0,5µm; 0,35µm



BiCMOS - 0,25µm; 0,13µm
(Ft up to 300GHz)




CMOS - 0,25µm; 0,13µm
(... 45nm)



*EUROPRACTICE SUPPORTED processes, selected technologies

Source: EUROPRACTICE

Examples of IC prototypes



Bonded IC



Examples of IC prototypes

