

# **Nové bloky v moderných obvodoch FPGA**

## **Obsah**

- hierarchické pamäťové subsystémy,
- obvody PLL a DLL pre syntézu a distribúciu hodinových signálov,
- vložené (embedded) procesorové jadrá,
- hardvérové násobičky, DSP bloky,
- štruktúra logických blokov (LE, CLB),
- podpora nových IO štandardov,
- podpora pre dešifrovanie konfiguračných dát, on-line dekompresia.

Preberaná problematika bude demonštrovaná na vybraných **najnovších** produktoch firiem Altera, Xilinx a Actel. Analyzované vylepšenia a princípy sú však používané aj inými výrobcami obvodov FPGA.



## Altera Cyclone II

Second-generation, lowest-cost family in the Cyclone™ FPGA series for designs where cost concerns outweigh the need for performance or extensive features

- Nios® II embedded processor support
- Embedded 18x18 digital signal processing (DSP) multipliers
- Moderate on-chip memory
- Moderate-speed I/O & memory interfaces
- Broad intellectual property (IP) portfolio support

*Table 1–1. Cyclone II FPGA Family Features*

Feature	EP2C5	EP2C8	EP2C20	EP2C35	EP2C50	EP2C70
LEs	4,608	8,256	18,752	33,216	50,528	68,416
M4K RAM blocks (4 Kbits plus 512 parity bits)	26	36	52	105	129	250
Total RAM bits	119,808	165,888	239,616	483,840	594,432	1,152,000
Embedded multipliers (1)	13	18	26	35	86	150
PLLs	2	2	4	4	4	4
Maximum user I/O pins	142	182	315	475	450	622

*Note to Table 1–1:*

- (1) This is the total number of  $18 \times 18$  multipliers. For the total number of  $9 \times 9$  multipliers per device, multiply the total number of  $18 \times 18$  multipliers by 2.

## Altera Hardcopy II

Low-cost structured ASIC solution with:

- Fine-grained structured cell architecture
- Prototype with Stratix II FPGA
- Same design flow as Stratix II FPGA
- All Stratix II features
- Guaranteed seamless migration of FPGA-proven designs
- Supported by all major EDA vendors
- 50 percent lower power than Stratix II FPGA
- 350-MHz performance
- Broad IP portfolio support

## Xilinx Virtex 4


- 200,448 logic cells, 30 percent more logic resources than the closest competitor
- 15 percent faster fabric on average than the closest competing 90nm FPGA








## Princíp PLL



- zvyšujú sa rozsahy násobiacich a deliacich faktorov
- rozsahy vstupných a výstupných frekvencii
- frekvencii VCO
- počty PLL na čipe a počty výstupov jednotlivých PLL sa zvyšujú

## PLL v obvodoch Actel ProASIC



### Notes:


1. *FBDLY* is a programmable delay line from 0 to 4 ns in 250 ps increments.
2. *DLYA*, *DLYB*, *DLYFB* are programmable delay lines, each with selectable values 0 ps, 250 ps, 500 ps, and 4 ns.
3. *OBDIV* will also divide the phase-shift since it takes place after the PLL Core.

Figure 1-14 • PLL Block – Top-Level View and Detailed PLL Block Diagram

## Stratix II obvody PLL

- Up to 16 global clocks with 24 clocking resources per device region
- Clock control block supports dynamic clock network enable/disable, which allows clock networks to power down to reduce power consumption in user mode
- Up to 12 PLLs (four **enhanced** PLLs and eight **fast** PLLs) per device provide **spread spectrum**, programmable bandwidth, clock switchover, real-time PLL reconfiguration, and advanced multiplication and phase shifting

Xilinx DLL (**Digital Locked Loop**) – využitie knfigurovateľných oneskorovacích liniek



x132\_01\_091799


Figure 1: Delay-Locked Loop Block Diagram

As shown in [Figure 1](#), a DLL in its simplest form consists of a variable delay line and control logic. The delay line produces a delayed version of the input clock CLKIN. The clock distribution network routes the clock to all internal registers and to the clock feedback CLKFB pin. The control logic must sample the input clock as well as the feedback clock in order to adjust the delay line.

Delay lines can be built using a voltage controlled delay or a series of discrete delay elements. For optimum performance the Xilinx DLL uses a discrete digital delay line.

A DLL works by inserting delay between the input clock and the feedback clock until the two rising edges align, putting the two clocks 360 degrees out of phase (meaning they are in phase). After the edges from the input clock line up with the edges from the feedback clock, the DLL "locks." As long as the circuit is not evaluated until after the DLL locks, the two clocks have no discernible difference. Thus, the DLL output clock compensates for the delay in the clock distribution network, effectively removing the delay between the source clock and its loads.

## Príklad využitia DLL na vytvorenie signálov pre DDR (Double Data Rate) pamäťe



v1500\_08\_000000

Figure 8: Virtex-E FPGA Interfacing With a 266 MHz DDR SDRAM Memory Module

## Využitie PLL na kopenzáciu oneskorenia hodinového signálu (Actel)

ProASIC<sup>PLUS</sup> Flash Family FPGAs





Figure 1-20 • Using the PLL for Clock Deskewing

Distribúcia hodinových signálov do všetkých častí obvodu (s minimálnym oneskorením) vyžaduje rozsiahlu prepojovaciu siet:

### Global clock network v obvodoch Stratix II


*Figure 2-31. Global Clocking*



### Regional clock network v obvodoch Stratix II

PLLs & Clock Networks

*Figure 2-32. Regional Clocks*



## Vložené (embedded) procesorové jadrá

Kapacita moderných obvodov FPGA umožňuje začlenenie procesorových jadier do obvodov FPGA:

**Hard cores** – procesor je na spoločnom čipe s FPGA obvodom, je však vytvorený počas výroby FPGA obvodu


- Altera Excalibur (200 MHz ARM922T processor + FPGA)
- Xilinx PowerPC

**Soft cores** – processor(y) je využívajú zdroje FPGA (vložené pamäte, logické elementy)

- Altera Nios II
- Xilinx 8-bit PicoBlaze, 32-bit MicroBlaze

## Xilinx PowerPC™ RISC Processor

The Virtex-4™ FX platform FPGAs provides up to two PowerPC™ 405, 32-bit RISC processor cores in a single device. These industry standard processors offer high performance and a broad range of third-party support. The new Auxiliary Processor Unit (APU) controller simplifies the integration of hardware accelerators and co-processors.



### PowerPC Features:

- Embedded PowerPC 405 (PPC405) core
  - Embedded 450 MHz, 700+ DMIPS RISC core (32-bit Harvard architecture)
  - 5-stage data path pipeline
  - Hardware multiply and divide
  - 32 x 32-bit general-purpose registers
  - 16 KB 2-way set-associative instruction and data caches
  - Memory Management Unit (MMU) enables RTOS implementation
  - 64-entry unified Translation Look-aside Buffers (TLB)
  - Variable page sizes (1KB - 16 KB)
  - Enhanced instruction and data On-Chip Memory (OCM) controllers interface directly to embedded Block RAM

- Supports IBM CoreConnect™ bus architecture
  - Debug and trace support
- New Auxiliary Processor Unit (APU) controller interfaces the CPU pipeline directly to the FPGA fabric.
  - Enables Hardware Accelerators
  - Supports User Defined Instructions
  - Supports up to four 32bit word data transfers in a single instruction
  - Floating point and co-processor support
  - Supports autonomous instructions: no pipeline stalls
  - 32-bit instruction and 64-bit data
  - 4-cycle cache line transfer
- Provides direct interface to Tri-mode Ethernet MAC configuration registers

**Table 1. Altera Excalibur Devices**

Feature	EPXA1	EPXA4	EPXA10
<b>APEX Device-like Architecture</b>	EP20K100E	EP20K400E	EP20K1000K
<b>Maximum System Gates</b>	263,000	1,052,000	1,772,000
<b>Typical Gates</b>	100,000	400,000	1,000,000
<b>Logic Elements</b>	4,160	16,640	38,400
<b>Embedded System Blocks (ESBs)</b>	26	104	160
<b>Maximum RAM Bits</b>	53,248	212,992	327,680
<b>Maximum Macrocells</b>	416	1,664	2,560
<b>Maximum User I/O Pins</b>	178	360	521
<b>Single-Port SRAM (Kbytes)</b>	32	128	256
<b>Dual-Port SRAM (Kbytes)</b>	1x16	2x32	2x64
<b>Embedded Trace Module</b>	-	ETM9	ETM9
<b>Package (mm)</b>	<b>Maximum User I/O Pins</b>		
<b>484-Pin FineLine BGA® Package <a href="#">(1)</a> 23x23</b>	173	-	-
<b>672-Pin FineLine BGA Package <a href="#">(2)</a> 27x27</b>	178	275	-
<b>1,020-Pin FineLine BGA Package <a href="#">(3)</a> 33x33</b>	-	360	521



## Summary of Nios II Processor Cores


*Table 1. Altera Nios II Processor Core Summary*

Features	Processor Cores			
	Nios II/e	Nios II/s	Nios II/f	
<b>Performance</b>	DMIPS/MHz	0.16	0.75 <a href="#">(1)</a>	1.17 <a href="#">(1)</a>
	Max DMIPS	28	120 <a href="#">(1)</a>	200 <a href="#">(1)</a>
	$f_{MAX}$	Up to 150 MHz	Up to 135 MHz	Up to 135 MHz
<b>Approximate size (in LEs)</b>	<600	<1,300	<1,800	
<b>Pipeline stages</b>	-	5	6	
<b>External address space</b>	2 Gbytes	2 Gbytes	2 Gbytes	
<b>Instruction bus</b>	Cache	-	512 bytes to 64 Kbytes	
	Branch prediction	-	Static	
<b>Data bus</b>	Cache	-	-	
			512 bytes to 64 Kbytes	
<b>Arithmetic logic unit</b>	Hardware multiply	-	3-Cycle <a href="#">(2)</a>	
	Hardware divide	-	-	
	Shifter	1 cycle-per-bit	3-cycle barrel shifter <a href="#">(2)</a>	
<b>JTAG debug module</b>	JTAG interface, run-control, software breakpoints supported	Yes	Yes	
	Hardware breakpoints supported	No	Yes	
	Off-chip trace buffer supported	No	Yes	
<b>Exception handling</b>	Integrated interrupt controller	Yes	Yes	
<b>Custom instruction support</b>	256	256	256	


**Notes to Table 1:**

1. The Nios II/s and Nios II/f cores achieve higher DMIPS performance when targeting Altera devices with DSP blocks, such as Stratix II devices.
2. When targeting Altera devices without DSP blocks, the multiply, divide, and barrel shifter hardware is not available. In such cases, multiply and divide operations are emulated in software, and shift operations require one cycle per bit.

Typické výhody Soft procesorov:



**Zákaznícke hardvérové akcelerátory (napr. pre šifrovanie, spracovanie signálov, ...)**



### Vývojové prostriedky (Altera)

- SOPC builder (integrovaný do Quartus II)
- Quartus II
- Embedded software design & debug tools (GNU C, debugger, ...)
- Third party tools (Modelsim, ...)

## Hardvérové násobičky, DSP bloky


Ideálne pre aplikácie z oblasti:

- Image processing
- Wireless
- Military
- Broadcast
- Medical

**Table 1. DSP Applications that Can Be Implemented Using DSP Blocks**

Applications	Military Applications	Image Processing	Communications
	Radar	Broadcast & Medical	Wireless
Algorithms & Functions	<ul style="list-style-type: none"> <li>• Filtering</li> <li>• Transforms</li> <li>• Modulation</li> </ul>	<ul style="list-style-type: none"> <li>• Filtering</li> <li>• Compression</li> <li>• Resizing</li> </ul>	<ul style="list-style-type: none"> <li>• Chip-Rate Processing</li> <li>• Equalization</li> <li>• Digital IF</li> <li>• Signal Data Rate (SDR)</li> </ul>
Standards & Protocols	-	<ul style="list-style-type: none"> <li>• JPEG 2000</li> <li>• MPEG-4</li> </ul>	<ul style="list-style-type: none"> <li>• HSDPA</li> <li>• CDMA 2000, 1x EV DV</li> </ul>


### DSP Block Architecture (MAC operation support)



## Detailná štruktúra DSP bloku pre konfiguráciu 18x18

Stratix II Architecture

Figure 2–28. DSP Block Diagram for  $18 \times 18$ -Bit Configuration




Device	DSP Blocks	$9 \times 9$ Multipliers	$18 \times 18$ Multipliers	$36 \times 36$ Multipliers
EP2S15	12	96	48	12
EP2S30	16	128	64	16
EP2S60	36	288	144	36
EP2S90	48	384	192	48
EP2S130	63	504	252	63
EP2S180	96	768	384	96

*Note to Table 6-1:*

- (1) Each device has either the number of  $9 \times 9$ -,  $18 \times 18$ -, or  $36 \times 36$ -bit multipliers shown. The total number of multipliers for each device is not the sum of all the multipliers.

Figure 2-27. DSP Blocks Arranged in Columns




*Table 6–5. DSP Block Operational Modes*

Mode	Number of Multipliers		
	$9 \times 9$	$18 \times 18$	$36 \times 36$
Simple multiplier	Eight multipliers with eight product outputs	Four multipliers with four product outputs	One multiplier
Multiply accumulate	-	Two 52-bit multiply-accumulate blocks	-
Two-multiplier adder	Four two-multiplier adder (two $9 \times 9$ complex multiply)	Two two-multiplier adder (one $18 \times 18$ complex multiply)	-
Four-multiplier adder	Two four-multiplier adder	One four-multiplier adder	-



High-speed DSP blocks provide dedicated implementation of multipliers (at up to 450 MHz), multiply-accumulate functions, and finite impulse response (FIR) filters

## Príklady využitia DSP blokov v Softvéroovo Definovanom Rádiu (SDR)


SDR architektúra založená na súčasnej FPGA technológií



Digital downconverter



Rekonfigurovateľné dátové cesty pre SDR



## Štruktúra logických blokov (ALM, CLB)

Oproti starším rodinám FPGA obvodov obsahujú zložitejšie štruktúry logických blokov

### Xilinx Virtex 4

CLB is optimized for area and speed for compact high performance design

4 slices per CLB implement any combinatorial and sequential circuit.

Each slice has 4-input look-up tables (LUT), flip-flops, multiplexors, arithmetic logic, carry logic, and dedicated internal routing.

Dedicated AND/OR logic implements wide input functions.




Figure 5-1: Arrangement of Slices within the CLB

Table 5-1: Logic Resources in One CLB

Slices	LUTs	Flip-Flops	MULT_ANDs	Arithmetic & Carry-Chains	Distributed RAM	Shift Registers <sup>(1)</sup>
4	8	8	8	2	64 bits	64 bits


#### Notes:

1. SLICEM only


## Altera Stratix II

### Adaptive logic Module

**Figure 2–5. High-Level Block Diagram of the Stratix II ALM**



**Figure 2–7. ALM in Normal Mode Note (1)**



**Note to Figure 2–7:**

- (1) Combinations of functions with less inputs than those shown are also supported. For example, combinations of functions with the following number of inputs are supported: 4 and 3, 3 and 3, 3 and 2, 5 and 2, etc.

## Podpora nových IO štandardov

Výrazná podpora pre Gigabitové prenosové rýchlosťi

### Altera Stratix II


- Support for numerous single-ended and differential I/O standards
- High-speed differential I/O support on up to 156 channels with DPA circuitry for 1-Gbps performance
- Support for high-speed networking and communications bus standards including Parallel RapidIO, SPI-4 Phase 2 (POS-PHY Level 4), HyperTransport™ technology, and SFI-4
- Support for high-speed external memory, including DDR and DDR2 SDRAM, RLDRAM II, QDR II SRAM, and SDR SDRAM

### Xilinx Virtex 4 RocketIOTM MGT

- 622 Mb/s to 10.3125 Gb/s data rates
- 8 to 24 transceivers per FPGA
- 3-tap transmitter pre-emphasis (pre-equalization)
- Receiver continuous time equalization
- Decision Feedback Equalizer (DFE) equalization for legacy backplane applications
- Optional on-chip AC coupled receiver
- Digital oversampled receiver for data rates up to 2.5 Gb/s
- Receiver signal detect and loss of signal indicator and out-of-band (OOB) signal receiver
- Transmit driver idle state for OOB signaling (both outputs at VCM)
- 8B/10B or 64B/66B encoding, or no data encoding (pass-through mode)
- Channel bonding
- Flexible Cyclic Redundancy Check (CRC) generation and checking
- Pins for transmitter and receiver termination voltage
- User reconfiguration using the Dynamic Configuration Bus
- Multiple loopback paths, including PMA RX-TX path

### Príklad rozloženia PLL blokov pre vysielače a prijímače v Altera Stratix II

Figure 2-60. Fast PLL & Channel Layout in the EP2S15 & EP2S30 Devices Note (1)



Note to Figure 2-60:

(1) See Table 2-23 for the number of channels each device supports.

## **Podpora pre dešifrovanie konfiguračných dát, on-line dekomprezia**

Logika pre on-line dešifrovanie konfiguračných dát (použitý algoritmus AES – Advanced Encryption Standard, algoritmus nahradzuje starší DES) nemôže byť využitá na iné účely. Dešifračný kľúč pre AES je uložený v batériou zálohovanej RAM (Xilinx) alebo EEPROM (Altera) pamäti. Programovanie kľúča pomocou JTAG rozhrania.

### **Xilinx Virtex 4**

#### **Secure Chip AES bitstream encryption/decryption technology**

Protect your intellectual property with security you can bank on. Virtex-4 FPGAs protect your design with AES (Advanced Encryption Standard) technology—the same technology used by financial institutions worldwide.

- Software-based bitstream encryption and on-chip bitstream decryption logic with dedicated memory for storing the 256-bit encryption key
- You generate the encryption key and encrypted bitstream using Xilinx ISE software. During configuration, the Virtex-4 device decrypts the incoming bitstream.

#### **Battery-backed key provides unbreakable security**


The Xilinx approach to security makes it virtually impossible for thieves to steal your design data. Virtex-4 FPGAs store the encryption key internally in dedicated RAM, backed up by a small externally connected battery (typical life 20+ years). It is not possible to read the encryption key out of the device. In contrast to protection schemes that use non-volatile key storage, any attempt to remove the Virtex-4 FPGA from the board in order to decapsulate the package for probing results in the instant loss of your encryption key and programming data.

### **Altera Stratix II**

To provide designers with a means to protect their systems, Stratix II devices support configuration bitstream encryption using the advanced encryption standard (AES) and a 128-bit non-volatile key. Each Stratix II device can be securely configured with an encrypted configuration file generated by Quartus® II software and stored in an external configuration device. The [Design Security web page](#) has more information.

1. The 128-bit AES key is programmed into the non-volatile key storage in the Stratix II device.
2. The Quartus® II software uses the same AES key to generate an encrypted configuration file, which is then stored in a flash memory or configuration device.
3. At power-up, the flash memory or configuration device sends the encrypted configuration file to the Stratix II device, which then uses the stored AES key to decrypt the file and configure itself.

The encrypted configuration file cannot be decrypted without the key, preventing intellectual property theft.



## AES Decryption in ProASIC3/E Devices

ProASIC3/E has a built-in 128-bit AES decryption core. The AES core in ProASIC3/E decrypts the encrypted programming file and performs a MAC check that authenticates the programming file prior to programming. This will ensure the following scenarios:

- Correct decryption of the encrypted programming file
- Prevention of erroneous or corrupted data being programmed during the programming file transfer
- Correct bitstream passed to the device for decryption

Figure 2 shows the use of AES in the ProASIC3/E devices.

---




Figure 2 • Example Application Scenario Using AES in ProASIC3/E Devices

---