

ADSP-218x

DSP Hardware Reference

First Edition, February 2001

Part Number
82-002010-01

Analog Devices, Inc.
Digital Signal Processor Division
One Technology Way
Norwood, Mass. 02062-9106



Copyright Information

©1996–2001 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.

Printed in the USA.

Disclaimer

Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices, Inc.

Trademark and Service Mark Notice

The Analog Devices logo, VisualDSP, VisualDSP++, the VisualDSP logo, VisualDSP++ logo, EZ-ICE, and EZ-LAB are registered trademarks; and, the White Mountain logo, Apex-ICE, Mountain-ICE, Mountain-ICE/WS, Summit-ICE, Trek-ICE, Vista-ICE, and The DSP Collaborative are trademarks of Analog Devices, Inc.

Microsoft and Windows are registered trademarks and Windows NT is a trademark of Microsoft Corporation.

Adobe and Acrobat are registered trademarks of Adobe Corporation.

All other brand and product names are trademarks or service marks of their respective owners.

CONTENTS

INTRODUCTION

Purpose	1-1
Audience	1-1
Overview	1-2
ADSP-218x Family Processors	1-4
Functional Units	1-6
Memory and System Interface	1-9
Instruction Set	1-10
DSP Performance	1-11
Core Architecture	1-12
Computational Units	1-14
Address Generators and Program Sequencer	1-15
Buses	1-16
On-chip Peripherals	1-17
Serial Ports	1-17
Timer	1-17
DMA Ports	1-18

CONTENTS

Development Tools	1-19
Integrated Development Environment	1-19
Debugger	1-20
Software Development Tools	1-20
C Compiler and Assembler	1-20
Linker and Loader	1-21
Hardware Development Tools	1-21
EZ-KIT Lite	1-21
EZ-ICE	1-22
Third Party Products	1-22
Information Online	1-23
Customer Support	1-24
Related Documents	1-24
Conventions	1-25

COMPUTATIONAL UNITS

Overview	2-1
Binary String	2-1
Unsigned Binary Numbers	2-2
Signed Numbers: Twos-Complement	2-2
Fractional Representation: 1.15	2-2
ALU Arithmetic	2-3
MAC Arithmetic	2-4
Shifter Arithmetic	2-4
Arithmetic Formats Summary	2-5

Arithmetic Logic Unit (ALU)	2-7
ALU Structure	2-8
Standard Functions	2-11
ALU Input/Output Registers	2-12
Multiprecision Capability	2-13
ALU Saturation Mode	2-13
ALU Overflow Latch Mode	2-14
Division	2-14
ALU Status	2-20
Multiplier Accumulator (MAC)	2-20
MAC Structure	2-21
MAC Operations	2-24
Standard Functions	2-24
Input Formats	2-27
MAC Input/Output Registers	2-28
MR Register Operation	2-28
MAC Overflow And Saturation	2-29
Rounding Mode	2-30
Biased Rounding	2-31

CONTENTS

Barrel Shifter	2-32
Shifter Structure	2-32
Shifter Operations	2-40
Shifter Input/Output Registers	2-41
Derive Block Exponent	2-41
Immediate Shifts	2-42
Denormalize	2-44
Normalize	2-45

PROGRAM SEQUENCER

Overview	3-1
Program Sequencer Structure	3-2
Next Address Select Logic	3-3
Program Counter Register and Stack	3-4
Loop Counter Register and Stack	3-5
Loop Comparator and Stack	3-6
Program Control Instructions	3-11
JUMP Instruction	3-11
Direct JUMP Instructions	3-11
Register Indirect JUMP Instructions	3-11
CALL Instruction	3-13
DO UNTIL Loops	3-13
IDLE Instruction	3-15
Slow IDLE Instruction	3-15

Interrupts	3-16
Interrupt Servicing Sequence	3-18
Configuring Interrupts	3-19
Interrupt Control Register	3-20
Interrupt Mask Register	3-20
Global Enable/Disable for Interrupts	3-23
Interrupt Force and Clear Register	3-23
Interrupt Latency	3-24
Status Registers and Status Stack	3-26
Arithmetic Status Register	3-27
Stack Status Register	3-28
Mode Status Register	3-30
Conditional Instructions	3-33
TOPPCSTACK Instruction	3-34
TOPPCSTACK Restrictions	3-37

DATA ADDRESS GENERATORS

Overview	4-1
Data Address Generators (DAGs)	4-1
DAG Registers	4-2
Indirect Addressing	4-4
Linear Indirect Addressing	4-4
Modulo Addressing (Circular Buffers)	4-5

Calculating the Base Address	4-6
Circular Buffer Base Address Example 1	4-6
Circular Buffer Base Address Example 2	4-7
Circular Buffer Operation Example 1	4-7
Circular Buffer Operation Example 2	4-7
Bit-Reverse Addressing	4-8
Programming Data Accesses	4-9
Variables and Arrays	4-9
Circular Buffers	4-10
PMD-DMD Bus Exchange	4-11
PMD-DMD Bus Exchange Structure	4-11
Using DAGs with Hardware Overlays	4-14

SERIAL PORTS

Overview	5-1
Basic Description	5-1
Interrupts	5-5
Operation	5-5
SPORT Programming	5-6
Configuration	5-6
Receiving and Transmitting Data	5-9

SPORT Enable	5-10
Serial Clocks	5-11
Word Length	5-13
Word Framing Options	5-14
Frame Synchronization	5-14
Frame Synchronization Signal Source	5-15
Normal and Alternate Framing Modes	5-17
Active High or Active Low	5-18
Configuration Example	5-19
Timing Examples	5-21
Companding and Data Format	5-28
Companding Operation Example	5-29
Contention for Companding Hardware	5-30
Companding Internal Data	5-31
Autobuffering	5-32
Autobuffer Control Register	5-34
Serial Port Autobuffering on the ADSP-2187/2188/2189 Processors	5-35
Autobuffering Example	5-36

Multichannel Function	5-38
Multichannel Setup	5-39
Multichannel Operation	5-41
SPORT Timing Considerations	5-44
Companding Delay	5-44
Clock Synchronization Delay	5-44
Startup Timing	5-45
Internally Generated Frame Sync Timing	5-45
Transmit Interrupt Timing	5-47
Receive Interrupt Timing	5-48
Interrupt and Autobuffer Synchronization	5-49
Instruction Completion Latencies	5-50
Interrupt and Autobuffer Service Example	5-51
Receive Companding Latency	5-52
Interrupts with Autobuffering Enabled	5-53
Unusual Complications	5-54
Serial Port Startup Issues	5-55
Gated Serial Clocks	5-55
Ringing and Overshoot on Serial Clock Pins	5-57
Multi-Cycle Frame Sync Pulse	5-57

TIMER

Overview	6-1
Timer Architecture	6-2
Resolution	6-4
Timer Operation	6-4
Enabling the Timer	6-6

SYSTEM INTERFACE

Overview	7-1
Pin Descriptions	7-1
Pin Descriptions for 128-LQFP Package Processors	7-3
Pin Descriptions for 100-LQFP Package Processors	7-7
Common-Mode Pins	7-9
Memory Mode Pins	7-12
Active or Passive Mode Pin Configuration	7-13
Terminating Unused Pins	7-14
Recommendations for Unused Pins	7-18
Clock Signals	7-19
Synchronization Delay	7-22
1/2x Clock Considerations	7-22
Resetting the Processor	7-23
Software-Forced Rebooting	7-24
Register Values for BDMA Booting	7-30

External Interrupts	7-31
Interrupt Sensitivity	7-32
Flag Pins	7-33
Powerup Issues	7-35
Powerup Sequence	7-36
Power Supplies	7-37
Dual Supply Example	7-38
Reset Generators	7-40
Powerdown	7-43
Powerdown Control	7-44
Entering Powerdown	7-45
Exiting Powerdown	7-46
Ending Powerdown with the Powerdown Pin	7-46
Ending Powerdown with the RESET Pin	7-47
Startup Time after Powerdown	7-48
Systems Using an External TTL/CMOS Clock	7-48
Systems Using a Crystal and the Internal Oscillator	7-49
Processor Operation During Powerdown	7-51
Interrupts and Flags	7-51
SPORTs	7-51
IDMA Port During Powerdown	7-53
BDMA Port During Powerdown	7-53
Conditions for Lowest Power Consumption	7-54
PWDACK Pin	7-57

Using Powerdown as a Non-Maskable Interrupt	7-59
Bus Request/Grant	7-59
Target System Hardware	7-62
Target Board Connector for EZ-ICE Probe	7-62
Using Mode Pins with RESET and ERESET Signals	7-64
Bus Request Signal	7-65
Memory Select Signals	7-66
Decoupling Capacitors	7-66
RESET Signal	7-67
PCB Board	7-67
EZ-ICE Powerup Procedure	7-68
Other Considerations	7-68
Recommended Reading	7-69

MEMORY INTERFACE

Overview	8-1
Program Memory and Data Memory	8-1
Byte Memory Space	8-2
I/O Memory Space	8-2
Memory Buses	8-2
External Memory Spaces	8-3
Composite Memory Select	8-3
External Overlay Memory	8-3
Internal Direct Memory Access Port	8-4
Memory Modes	8-4

Memory Interfaces	8-5
Program Memory Interface	8-9
Data Memory Interface	8-12
Byte Memory Interface	8-15
I/O Memory Space	8-16
Composite Memory Select	8-18
CMS Signal as Chip Select for 32 K x 8-Bit SRAMs	8-20
BMS Disable	8-21
Memory Interface Modes	8-23
Full Memory Mode	8-23
Host Memory Mode	8-24
Accessing Peripherals	8-24
Byte Memory Accesses	8-25
Memory Interface Pins	8-26

DMA PORTS

Overview	9-1
BDMA Port	9-2
BDMA Port Functional Description	9-4
BDMA Control Registers	9-5
Byte Memory Word Formats	9-14
BDMA Booting	9-15
Development Software Features for BDMA Booting	9-20

IDMA Port	9-21
IDMA Port Pin Summary	9-22
DMA Port Functional Description	9-28
Modifying Control Registers for IDMA	9-31
IDMA Timing	9-32
Address Latch Cycle	9-33
Overlay Latch Cycle	9-34
Long Read Cycle	9-35
Short Read Cycle	9-37
IDMA Read—Short Read Only Mode	9-40
Long Write Cycle	9-41
Short Write Cycle	9-44
Boot Loading through the IDMA Port	9-46
DMA Cycle Stealing, Hold Offs, and IACK Acknowledge	9-47
Priority Chain	9-49

HARDWARE INTERFACING AND EXAMPLES

Overview	10-1
Interfacing to DSP Processors	10-1
Parallel Interfacing to DSP Processors	10-2
Reading Data from Memory-Mapped ADCs	10-2
Writing Data to Memory-Mapped DACs	10-10
Serial Interfacing to DSP Processors	10-16
Serial ADC to DSP Interface	10-19
Serial DAC to DSP Interface	10-23

Interfacing I/O Ports, Analog Front Ends, and Codecs	10-25
High-Speed Interfacing	10-29
DSP System Interface	10-31
Interfacing Examples	10-32
Serial Port to Codec Interface	10-32
Serial Port to ADC Interface	10-34
ADSP-218x DSP to AD7475/95 ADC Interface	10-34
ADSP-218x DSP to AD7888 ADC interface	10-36
Parallel Port to ADC Interface	10-38
Serial Port to DAC Interface	10-40
IDMA Interface to a Host Processor	10-42
IDMA Operation	10-42
Host Interface Hardware Design	10-45
System Design Issues	10-49
Advanced Topics	10-58
References	10-59

NUMERIC FORMATS

Overview	A-1
Unsigned or Signed: Twos-Complement Format	A-1
Integer or Fractional Format	A-2

Binary Multiplication	A-5
Fractional Mode and Integer Mode	A-6
Block Floating-Point Format	A-7

CONTROL/STATUS REGISTERS

Overview	B-1
Memory-Mapped Registers	B-3
Non-Memory Mapped Registers	B-17

ADVANCED PRODUCT FEATURES

Overview	C-1
----------------	-----

INDEX

