# **Section 5**

Addressing Modes









### **Address Registers**

- One set of 32 bit general purpose Pointer registers
  - P0-P5, SP and FP
- One set of 32 bit DSP addressing Index registers
  - 10-13, B0-B3, L0-L3, M0-M3
- All addresses are byte addresses into a 4 GB address space







# **Addressing Methods**

- Register Indirect Addressing
  - Index Registers (32-bit and 16-bit accesses)
  - Pointer Registers P0 P5 (32-bit, 16-bit, and 8-bit accesses)
  - Stack and Frame Pointer Registers (32-bit accesses)
- Types of address pointer modify
  - Modify/Post-Modify
    - Linear addressing
    - Circular buffering/modulo addressing
      - Enables automatic maintenance of pointers to stay within bounds of a circular buffer
    - Bit Reversal (Modify only)
  - Pre-Modify with update (using Stack Pointer)
  - Pre-Modify without update





# **Indirect Memory Access**

- Indirect Addressing
  - Square brackets '[' and ']' denote the use of Index, Pointer and Stack/Frame Pointer Registers as address pointers in data fetches

### • Loads are of the general form:

dreg = [preg] ; // Where the preg points to some location in memory
dreg = [ireg] ; // Where the ireg points to some location in memory

### • Stores are of the general form:

[preg]=dreg ; // Where the preg points to some location in memory [ireg] =dreg ; // Where the ireg points to some location in memory





# **Indirect Addressing**

- Pointer Registers (P0-P5) support additional 16-bit (W) and 8-bit (B) options of the form:
  - **Dreg\_lo\_hi = W[preg];** //loads 16-bit value pointed to by preg and loads into hi or lo half of dreg
  - Dreg = B[preg] (z); //loads 8-bit value pointed to by preg and loads into dreg
     Analogous store instructions also exist
- Index Registers (I0-I3) support an additional 16-bit (W) option of the form:
   W[ireg]= Dreg\_lo\_hi; //stores 16-bit value in dreg to location pointed to by ireg
  - Analogous load instructions also exist
- When an 8 or 16-bit value is transferred to a 32-bit register, an extension option must be used to specify sign (X) or zero (Z) extension

For example:

 R0=W[P0] (Z); // Loads 16 bit value into 32-bit register and zero //extends result





### **Post-Modify Operations** 2. update 1. output + **Address Pointer** + Modifier **Post-Modify Instructions** AP + M 32-bit accesses R0 = [P0++]; /\* Increments the value of P0 by 4 after the read \*/ R0 = [P1 ++ P2]; /\* Increments P1 by P2 after reading 32-bit word from P1 only \*/ 16-bit accesses R0.I = W[I0--]; /\* Decrements the value of I0 by 2 after the read \*/ R0.h = W[12++M2]; /\* Increments the value of I2 by M2 after reading 16-bit word from I2 only \*/ 8-bit accesses R0 = B[P0++](z);/\* Increments the value of P0 by 1 after the read \*/ R2 = B[P4 ++P5](x);/\* Increments P4 by P5 after reading 8-bit word from P4 only \*/ Analogous store instructions exist





# **Pre-Modify Operations**



- The only pre-modify instruction with update supported uses the • **Stack Pointer** 

  - [-- SP] = R0; /\* Decrements current value in SP by 4, and then writes the value in R0 to the updated value in SP \*/





## **Indexed Addressing with Immediate Offset**

- Pointer Registers may be modified by an immediate value. •
- These operations provide a pre-modify without update operation •

[P0 + 0x20] = R0;

P0 = [P1 + 0x10]; /\* loads P0 with value that P1 + 0x10 points to \*/ /\* stores r0 in to the location that P0 + 0x20points to \*/



## **Modifying DAG and Pointer Registers**

- Direct modification of Index and Pointer Registers
  - Pointer registers use a P-register as modifier

P0 += P1; /\* P0 is modified by P1. \*/

- Index registers use an M-register as modifier
   10 += M1; /\* 10 is modified by M1. \*/
- Modify-Decrement supported as well as Modify-Increment



# **Stack Instructions**

- Push Instruction: [--SP] = src\_reg;
  - The push instruction stores the contents of a specified register or registers in the stack
  - The instruction pre-decrements the stack pointer to the next available location in the stack first
  - Push multiple instruction allows multiple registers to be placed on the stack with single instruction

SP (Push)	SP (Push Multiple)
General Form	General Form
[ SP ] = src_reg	[ SP ] = (src_reg_range)
Syntax	Syntax
[ SP ] = allreg ; /* predecrement SP (a) */	[ SP ] = ( R7 : <i>Dreglim</i> , P5 : <i>Preglim</i> ) ; /* Dregs and indexed Pregs (a) */
Syntax Terminology	[ SP ] = ( R7 : <i>Dreglim</i> ) ; /* Dregs, only (a) */ [ SP ] = ( P5 : <i>Preglim</i> ) ; /* indexed Pregs, only (a) */
allreg: R7-0, P5-0, FP, I3-0, M3-0, B3-0, L3-0, A0.X, A0.M, A1.X, A ASTAT, RETS, RETI, RETX, RETN, RETE, LCO, LC1, LTO, LT1, LBD, LB1, CYCLES2, EMUDAT, USP, SEQSTAT, and SYSCFG	A1.W, CYCLES, higher memory
	P1 [-sp]=p1 ; R3 < SP [-sp]=r3 ; 
KAZTEK	lower memory
ENGINEERING	5-12 ANALOG DEVICES

## **Stack Instructions (Continued)**

- Pop Instruction: dest\_reg= [SP++];
  - The pop instruction loads the contents of the stack indexed by the current stack pointer into a specified register
  - The instruction post-increments the stack pointer to the next occupied location in the stack before concluding
  - Pop multiple instruction allows multiple registers to be popped from the stack with single instruction



### General Form

dest\_reg = [ SP ++ ]

### Syntax

```
mostreg = [ SP ++ ] ; /* post-increment SP; does not apply to
Data Registers and Pointer Registers (a) */
```

Dreg = [ SP ++ ] ; /\* Load Data Register instruction (repeated here for user convenience) (a) \*/

Preg = [ SP ++ ] ; /\* Load Pointer Register instruction
(repeated here for user convenience) (a) \*/

### Syntax Terminology

mostreg: 13-0, M3-0, B3-0, L3-0, A0.X, A0.W, A1.X, A1.W, ASTAT, RETS, RET1, RETX, RETN, RETE, LC0, LC1, LT0, LT1, LB0, LB1, USP, SEQSTAT, and SYSCFG

Breg: R7-0

Preg: P5-0, FP





### **Stack Instructions (Continued)**

### SP++ (Pop Multiple)

### General Form

(dest\_reg\_range) = [ SP ++ ]

### Syntax

```
( R7 : Dreglim, P5 : Preglim ) = [ SP ++ ] ;  /* Dregs and
indexed Pregs (a) */
( R7 : Dreglim ) = [ SP ++ ] ;  /* Dregs, only (a) */
( P5 : Preglim ) = [ SP ++ ] ;  /* indexed Pregs, only (a) */
```

### Syntax Terminology

Breglim: any number in the range 7 through 0

Preglim: any number in the range 5 through 0





# **Circular Buffering**

- Only used with Index Registers
  - Index (I) registers holds the address sent out on the address bus.
  - Base (B) registers contain the starting address of the circular buffer.
  - Length (L) registers specify the length of the buffer.
  - Modify (M) registers contain the value (positive or negative) that will be added to the I registers at the end of each memory access.
    - The size of the modify value must be less than or equal to the length of the circular buffer.
- On a Post-Modify access, the address pointed to by the Index register automatically wraps to the circular buffer defined by the corresponding Base address and Length registers.
- Note: L registers must be initialized to 0 when not using circular buffering







Analog D	Devices VisualDSP++ - [Targe	t: ADSP-BF533 Simulat	or ] - [Project: circula	ar_buffer.dpj] - [circ_buff.asm	]	
רוופ בסו רוופ בסו	t Session view Project Reg	nister Memory Debug	of 🛶 🞯 🖅 🗛	им невр 1944 1944 1944 1944 1944 1944 1944 1944		
e e. li						<u>  ඔ ඔ ው +0 44 🖾 🖾 📾</u>
= = <u>×</u>		(/Include ADCR				U. D. D. D. O.
.se .al .by .gj .se	<pre>ection data_a; lign 4; yte4 buff[11] = 1, 2, lobal buff; ection program; art: R0 = 0; R1 = 0; R2 L0 = 44; M0 = 16; I0.L = buff; I0.H = buff; B0 = I0;</pre>	<pre>//Sets this dat //Ensures that 3. 4. 5. 6. 7. //Defines buff //Places progra //Label that be = 0; R3 = 0; R4 //Set Length re //Set Index reg //Set Base regi</pre>	ta section to b data is aligne 8, 9, 10, 11; as a global va am section in L egins start of = 0; R5 = 0; egister to 11*4 egister to start ister to start	egin in I1 Bank A mem d on a 4 byte boundar //Data stored as 4 riable 1 Instruction memory instruction code //Clear data regis bytes cations each of 4 byt address of buff	ory y bytes each ters to 0. es	BLACKFIN Memory [Hex32]         >           buf f         [FF800000]         00000001           [FF800004]         00000002         [FF800002]           [FF800005]         00000003         [FF800000]           [FF800010]         00000005         [FF800014]           [FF800018]         00000007         [FF800020]           [FF800020]         00000008         [FF800020]           [FF80022]         00000008         [FF800028]
¢ her	<pre>R0 = [I0++M0]; R1 = [I0++M0]; R2 = [I0++M0]; R3 = [I0]; I0 += M0; R4 = [I0];</pre>	//Access first //Access fifth //Access ninth //Access second //Access sixth	element in buf element in buf element in buf element in bu element in buf	f f f f ram completes.		Data Register File         ⋈           Whole         00000001           R0         00000005           R2         00000002           R4         00000006           R5         00000000           R6         00000000           R7         0000000

# **Bit Reverse Addressing**

- Bit Reverse Carry Adder (BREV) :
  - When this option is specified, the carry bit propagates from left to right.
  - Used to support operand addressing for FFT, DCT, and DFT algorithms



- Only supported with Modify-Increment instruction
  - Preg += Preg (BREV);
  - Ireg += Mreg (BREV);
- With the Index Register version of this instruction, circular buffering is disabled
  - I0 += M0 (brev); Pointer register example P3 += P0 (brev);



### **DAG Instructions 1 of 6**

### Instruction Preg = [Preg];Preg = [Preg ++];Preg = [Preg - -];Preg = [Preg + uimm6m4];Preg = [Preg + uimm17m4];Preg = [Preg - uimm17m4];Preg = [FP - uimm7m4];Dreg = [ Preg ] ; Dreg = [ Preg ++ ]; Dreg = [ Preg -- ] ; Dreg = [ Preg + uimm6m4 ] ; Dreg = [Preg + uimm17m4];Dreg = [Preg - uimm17m4];Dreg = [ Preg ++ Preg ] ; Dreg = [ FP – uimm7m4 ] ; Dreg = [ Ireg ] ;





Dreg = [ Ireg ++ ] ;

### **DAG Instructions 2 of 6**

#### Instruction

Dreg = [ Ireg -- ] ; Dreg = [ Ireg ++ Mreg ] ; Dreg = W [ Preg ] (Z) ; Dreg = W [ Preg ++ ] (Z) ; Dreg = W [ Preg -- ] (Z) ; Dreg = W [ Preg + uimm5m2 ] (Z) ; Dreg = W [ Preg + uimm16m2 ] (Z) ;

Dreg =W [ Preg - uimm16m2 ] (Z) ;

Dreg = W [Preg + Preg](Z);

Dreg = W [ Preg ] (X) ; Dreg = W [ Preg ++] (X) ; Dreg = W [ Preg -- ] (X) ; Dreg = W [ Preg + uimm5m2 ] (X) ; Dreg = W [ Preg + uimm16m2 ] (X) ; Dreg = W [ Preg - uimm16m2 ] (X) ; Dreg = W [ Preg ++ Preg ] (X) ; Dreg\_hi = W [ Ireg ] ;



### **DAG Instructions 3 of 6**

#### Instruction

Dreg\_hi = W [ Ireg ++ ] ; Dreg\_hi = W [ Ireg - ] ; Dreg\_hi = W [ Preg ] ; Dreg\_hi = W [ Preg ++ Preg ] ; Dreg\_lo = W [ Ireg ] ;  $Dreg_lo = W [ Ireg ++ ] ;$  $Dreg_lo = W [ Ireg -- ];$ Dreg\_lo = W [ Preg ] ; Dreg\_lo = W [ Preg ++ Preg ] ; Dreg = B [Preg](Z);Dreg = B [Preg ++] (Z);Dreg = B [Preg - ](Z);Dreg = B [Preg + uimm15](Z);Dreg = B [Preg - uimm 15](Z);

Dreg = B [Preg](X);Dreg = B [Preg ++](X);



## **DAG Instructions 4 of 6**

### Instruction

Dreg = B [Preg - ](X);
Dreg = B [ Preg + uimm15 ] (X) ;
Dreg = B [ Preg - uimm15 ] (X) ;
[ Preg ] = Preg ;
[ Preg ++ ] = Preg ;
[ Preg ] = Preg ;
[ Preg + uimm6m4 ] = Preg ;
[ Preg + uimm17m4 ] = Preg ;
[ Preg – uimm17m4 ] = Preg ;
[FP – uimm7m4] = Preg;
[ Preg ] = Dreg ;
[ Preg ++ ] = Dreg ;
[ Preg ] = Dreg ;
[ Preg + uimm6m4 ] = Dreg;
[ Preg + uimm17m4 ] = Dreg ;
[ Preg – uimm17m4 ] = Dreg ;
[ Preg ++ Preg ] = Dreg ;



### **DAG Instructions 5 of 6**

### Instruction

[FP - uimm7m4] = Dreg;
[ Ireg ] = Dreg ;
[ Ireg ++ ] = Dreg ;
[ Ireg - ] = Dreg ;
[ Ireg ++ Mreg ] = Dreg;
W [ Ireg ] = Dreg_hi ;
W [ Ireg ++ ] = Dreg_hi ;
W [ Ireg ] = Dreg_hi ;
W [ Preg ] = Dreg_hi ;
W [ Preg ++ Preg ] = Dreg_hi ;
W [ Ireg ] = Dreg_lo ;
W [ Ireg ++ ] = Dreg_lo ;
W [ Ireg ] = Dreg_lo ;
W [ Preg ] = $Dreg_lo$ ;
W [Preg] = Dreg;
W [ Preg ++ ] = Dreg ;
W [ Preg ] = Dreg;
W [ Preg + uimm5m2 ] = Dreg;



### **DAG Instructions 6 of 6**

Instruction	
W [ Preg + uimm16m2 ] = Dreg;	-
W [ Preg - $uimm16m2$ ] = Dreg;	
W [ Preg ++ Preg ] = Dreg_lo ;	
B [ Preg ] = Dreg ;	
B [Preg ++] = Dreg;	
B [ Preg ] = Dreg;	
B [Preg + uimm15] = Dreg;	
B [Preg – uimm15] = Dreg;	
Preg = imm7 (X);	
Preg = imm 16 (X);	
Preg += Preg (BREV) ;	
Ireg += Mreg (BREV) ;	
Preg -= Preg ;	
Ireg -= Mreg ;	





# **Reference Material**

Addressing





# **Memory Addressing**

There are 4 units that generate addresses for memory accesses

- Two Data Address Generators (DAG0 and DAG1)
  - Generates addresses for data fetches
  - User programs addresses for data fetches
    - Extremely flexible data addressing
    - DAG0 and DAG1 can be used in the same instruction (to perform a dual data fetch
- The Program Sequencer
  - Generates addresses for instruction fetches
  - Automatically controlled from program
- The DMA controller
  - Generates addresses for DMA transfers
    - User defines addresses for source and destination of transfer
    - DMA controller automatically generates addresses to complete
       DMA transfer





# **BF533 Memory Addressing**

- All memory on the BF533 resides in a 32 bit linear address range
- Different types of memory are mapped into address spaces within the linear address range (i.e. the memory map)
  - The BF533 provides decoded bank selects for the address spaces
    - For Example, to access Async Bank 0, you simply fetch from an address in the range of 0x2000 0000 and 0x200F FFFF. The BF533 will automatically assert the corresponding bank Select pin and drive the EPB address lines.
- Each of the BF533 family members has it's own memory map
  - You use the memory map to define (in the LDF) all the available memory in your system





## **ADSP-BF533 Memory Map**







## ADSP-BF532 Memory Map





## ADSP-BF531 Memory Map





# **Memory Addressing**

- All memory for the BF533 family is addressed in bytes
  - A single byte requires one memory location
  - A 16 bit word requires 2 memory locations
  - A 32 bit word requires 4 memory locations
  - A 64 bit word requires 8 memory locations
- The Program Sequencer fetches Instructions and will automatically increment the address correctly
- The programmer is responsible for incrementing the address for data fetches
  - This is handled through instruction syntax





## **Indirect Address Examples**

### • DSP Addressing Modes – Index Registers

- Indirect, auto-increment, auto-decrement for 16/32-bit loads/stores

R0 = [l2];	// Loads R0 with 32-bit value that address I2 points to
R0.H = W[I0++];	// Loads R0.H with 16 bit value that address I0 points to
	// W implies a 2 byte, post modify increment
[I2] = R0;	// Stores R0 to address that I2 points to
	// Address of I2 is decremented by 4 bytes after store
R1 = [l2 ++ M1];	// Post-modify with non-unity stride for 32-bit loads/stores

- General Addressing Modes Pointer Registers
  - Indirect, auto-increment, auto-decrement, indexed with immediate offset for 8/16/32-bit loads/stores

R3 = [P0];	// Loads R0 with 32-bit value that address P0 points to
R7 = W[P1++] (z);	// Loads R7.L with 16 bit value that address P1 points to
	// W implies a 2 byte, post modify increment
R2 = B[P2] (Z);	// B implies a 1 byte decrement
R0.H = W[P1++P2];	//Post-modify with non-unity stride for 16/32-bit loads/stores



## **Additional Instructions**

### • Link/Unlink:

The Linkage instruction controls the stack frame space on the stack and the Frame Pointer (FP) for that space. LINK allocates the space and UNLINK de-allocates the space.

LINK saves the current RETS and FP registers to the stack, loads the FP register with the new frame address, then decrements the SP by the user-supplied frame size value.

### LINK, UNLINK

### General Form

LINK, UNLINK

### Syntax

```
L1NK uimm18m4 ; /* allocate a stack frame of specified size (b)
*/
UNL1NK : /* de-allocate the stack frame (b)*/
```

### Example:

link 8; /\* establish frame with 2 words (8 bytes) allocated for local variables \*/

/\* close the frame \*/



unlink;



