



Quartus manuál

1. Vytvorenie projektu



New Project Wizard

Directory, Name, Top-Level Entity

What is the working directory for this project?

D:/1_SKOLA/5_PHD/Vyucba/ZELO_2019

What is the name of this project?

test

What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.

test

Use Existing Project Settings...

Zvoliť zložku, najlepšie vaše dokumenty s predmetom ZELO, pre každý projekt osobitná zložka

Názov projektu – nadávať názvy typu NAND a pod.

Názov top level entity – nadávať názvy typu NAND a pod. – rovnaký ako názov projektu

< Back Next > Finish Cancel Help

New Project Wizard

Project Type

Select the type of project to create.

Empty project

Create new project by specifying project files and libraries, target device family and device, and EDA tool settings.

Project template

Create a project from an existing design template. You can choose from design templates installed with the Quartus Prime software, or download design templates from the [Design Store](#).

< Back Next > Finish Cancel Help

Add Files

Select the design files you want to include in the project. Click Add All to add all design files in the project directory to the project.

Note: you can always add design files to the project later.

File name: ...

File Name	Type	Library	Design Entry/Synthesis Tool	HDL Version

Specify the path names of any non-default libraries.

< Back

Next >

Finish

Cancel

Help

Family, Device & Board Settings

Device **Board**

Select the family and device you want to target for compilation.

You can install additional device support with the Install Devices command on the Tools menu.

To determine the version of the Quartus Prime software in which your target device is supported, refer to the [Device Support List](#) webpage.

Device family

Family:

Device:

Target device

Auto device selected by the Fitter

Specific device selected in 'Available devices' list

Other: n/a

Show in 'Available devices' list

Package:

Pin count:

Core speed grade:

Name filter:

Show advanced devices

Available devices:

Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded multiplier 9-bit elen
10M02DCU324A...	1.2V	2304	160	160	110592	32

< Back

Next >

Finish

Cancel

Help

EDA Tool Settings

Specify the other EDA tools used with the Quartus Prime software to develop your project.

EDA tools:

Tool Type	Tool Name	Format(s)	Run Tool Automatically
Design Entry/Syn...	<None>	<None>	<input type="checkbox"/> Run this tool automatically to synthesize the current design
Simulation	<None>	<None>	<input type="checkbox"/> Run gate-level simulation automatically after compilation
Board-Level	Timing	<None>	
	Symbol	<None>	
	Signal Integrity	<None>	
	Boundary Scan	<None>	

< Back

Next >

Finish

Cancel

Help

Summary

When you click Finish, the project will be created with the following settings:

Project directory:	D:/1_SKOLA/5_PHD/Vyucba/ZELO_2019
Project name:	test
Top-level design entity:	test
Number of files added:	0
Number of user libraries added:	0
Device assignments:	
Design template:	n/a
Family name:	MAX 10 (DA/DF/DC/SA/SC)
Device:	10M08DAF256A7G
Board:	n/a
EDA tools:	
Design entry/synthesis:	<None> (<None>)
Simulation:	<None> (<None>)
Timing analysis:	()
Operating conditions:	
Core voltage:	1.2V
Junction temperature range:	-40-125 °C


< Back

Next >


Finish





Cancel

Help




2. Vytvorenie schémy






3. Vloženie prvkov do schémy



Ikonka pre vkladanie súčiastok


Ikonka pre vkladanie Vstupov a výstupov

Prepájanie jednotlivých súčiastok





Po vložení súčiastky je potrebné pridať vstupy a výstupy a prepojiť





Nasleduje kompilácia


Ak je všetko v poriadku, po zbehnutí kompilácie je všetko zelené

```
Running Quartus Prime Analysis & Synthesis
Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best perf
20030 Parallel compilation is enabled and will use 2 of the 2 processors detected
12021 Found 1 design units, including 1 entities, in source file test.bdf
12127 Elaborating entity "test" for the top level hierarchy
286030 Timing-Driven Synthesis is running
16010 Generating hard_block partition "hard_block:auto_generated_inst"
21057 Implemented 4 device resources after synthesis - the final resource count might be different
Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
Running Quartus Prime Fitter
Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test
qft2_default_script.tcl version: #1
```



4. Nastavenie simulácie



5. Vytvorenie simulácie



est
machines. Set the global assignment NUM_PARALLEL_PROCESSORS in yo



, in source file test.bdf
1 hierarchy

